Vagas

Senior Principal System Architect – Integrated Power Products (m/f/d)

Publicada em 17 de out. de 2026

Analisar no Job Fit

Nexperia Germany GmbH

Manchester

InglêsLeadNão pede alemão

Ver no site original

Salvar cria o pacote de candidatura.

Salário no anúncio

€ 84.000 a € 115.000

Job Fit

Veja o quanto o seu perfil casa com esta vaga.

Sobre a vaga

Introduction

Nexperia is a world-class company in semiconductor development and in-house production. A proven global player with an entrepreneurial mentality. At our core is an 12,000+ strong international network with a singular focus. Built on passion and commitment to our work, belief in our goals and a drive to succeed regardless of the challenges we face. We support, reward and challenge individuals equally, in a dynamic and energetic environment.

Looking to push boundaries in a company where your talents can shine? Join TeamNexperia.

At Nexperia, we are shaping the future of integrated power solutions for automotive, industrial, and consumer applications.

Your tasks

About the role

As a Senior Principal System Architect, you will define and drive the architecture of next-generation integrated power products, including Smart Power Stages (SPS), Hot-Swap Controllers, eFuses, integrated MOSFET solutions, and future power management platforms.

Working at the intersection of customer requirements, system architecture, semiconductor technology, and product development, you will translate complex application needs into innovative product concepts and specifications that deliver differentiated performance and value to customers.

This is a highly visible technical leadership role that requires deep expertise in power semiconductors, system-level architecture, modelling, and integrated power product development.

What you will do

Define system architectures and product concepts for next-generation integrated power solutions
Translate system-level requirements into detailed product and MOSFET specifications, including efficiency, thermal performance, reliability, and protection features

Define and validate gate driver and MOSFET interactions, including switching performance, timing, parasitic effects, and integration constraints

Develop system-level electrical, thermal, and performance models to evaluate feasibility and optimise product architectures

Identify and resolve technical challenges related to integration, performance, measurement, and reliability

Collaborate closely with device design, gate driver design, packaging, applications, validation, and product engineering teams

Support customer engagements, technical discussions, and early-stage evaluations by translating application requirements into product solutions

Lead root-cause investigations and drive improvements for performance and reliability challenges in integrated power products

Contribute to the long-term technology roadmap and strategic product direction for integrated power solutions

Provide technical leadership and mentoring across multidisciplinary engineering teams

Master's degree or PhD in Electrical Engineering or a related discipline
8-12 years of experience in power semiconductors, power electronics, or a related technical field
Deep understanding of power MOSFET design, characteristics, and operation
Strong knowledge of gate driver design and the interaction between gate drivers and power devices
Experience with integrated power products such as Smart Power Stages, Hot-Swap Controllers, eFuses, or similar technologies
Strong understanding of system-level power electronics architecture and optimisation
Experience developing electrical, thermal, and system-level models using tools such as SPICE, LTspice, SIMetrix, MATLAB/Simulink, or equivalent
Understanding of semiconductor packaging, assembly technologies, and reliability methodologies
Strong analytical and problem-solving skills with the ability to convert complex customer requirements into practical product solutions
Experience defining semiconductor product architectures from concept through release
Customer-facing experience in technical discussions, design reviews, and requirements definition
Knowledge of multi-chip and integrated package technologies
Experience driving cross-functional development projects in a global environment
Track record of technical leadership in semiconductor product innovation

Talent acquisition based on Nexperia vacancies is not appreciated.

As an equal-opportunity employer, Nexperia values diversity not just because it is the right thing to do but because diverse teams perform better. We are dedicated to being inclusive, and a proof point of this dedication is that we were the main partner of the very first Dutch Paralympic Team NL House during the Paris 2024 Paralympic Games. Our recruitment process is inclusive and accessible to all, and we consider all applicants fairly, as well as providing a safe work environment and reasonable adjustments where requested.

In addition, we offer our colleagues the possibility to join employee resource groups such as the Pride Network Group or global and local Women's groups. Nexperia is committed to increasing women in management positions to 30% by 2030.

Mostramos trecho e link por vaga, e o texto integral quando a fonte permite. Marcas e logotipos citados pertencem aos seus titulares.

Ficha da vaga

Empresa: Nexperia Germany GmbH
Cargo: Senior Principal System Architect – Integrated Power Products (m/f/d)
Cidade: Manchester
Modelo de trabalho: não informado
Idioma: Inglês
Nível: Lead
Publicada: 17 de out. de 2026
Fonte: StepStone

Vagas parecidas

(Senior) Principal Device Engineer (m/f/d) – GaN Power Devices
Nexperia Germany GmbHManchester
InglêsNão pede alemãoAmiga de expatsEm crescimentoLead
Publicada em 13 de out. de 2026
€ 76.000 a € 107.000
VOI TechnologyHamburg
Glassdoor 3,8 (257)
InglêsLead
Estimativa ampla: € 44.000–€ 75.000/ano
ZalandoBerlin
Glassdoor 3,5 (3,5 mil)Kununu 3,2 (2 mil)
InglêsEstudante-trabalhador (Werkstudent)Amiga de expats

Referência em tempo integral: € 37.000–€ 58.000/ano

Fonte: Statistisches Bundesamt (Destatis), tabela; dl-de/by-2-0; cálculo da StarIn